

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vingnia 22313-1450 www.uspto.gov



CONFIRMATION NO. 9538

| Bib Data Sneet | | | | | | | | | | |
|---|----|-----------------------------------|--|--|-------------------|---------------------|---|----------------------------|-------------------------------------|--|
| SERIAL NUMBI 10/765,488 | ER | FILING DATE 01/27/2004 RULE | | | ASS GRO | | OUP ART UNIT 2827 | | ATTORNEY OCKET NO. ETL.001DV3 | |
| APPLICANTS | | | | | | | | | | |
| Jayesh R. Bhakta, Cerritos, CA; | | | | | | | | | | |
| Robert S. Pauley JR., San Juan Capistrano, CA; | | | | | | | | | | |
| ** CONTINUING DATA ******************************** This application is a DIV of 10/094,512 03/07/2002 PAT 6,751,113 ** FOREIGN APPLICATIONS ************************************ | | | | | | | | | | |
| Foreign Priority claimed 35 USC 119 (a-d) conditions met Verified and yes no no Met after Allowance COUNTRY DRA | | | | | EETS WING 9 | TOTA CLAII 21 | MS | INDEPENDENT CLAIMS 3 | | |
| ADDRESS 20995 KNOBBE MARTENS OLSON & BEAR LLP 2040 MAIN STREET FOURTEENTH FLOOR IRVINE, CA 92614 | | | | | | | | | | |
| TITLE Arrangement of integrated circuits in a memory module | | | | | | | | | | |
| | | | | | | | All Fees 1.16 Fees (Filing) 1.17 Fees (Processing Ext. of time) | | | |